<u> </u>	Application No.	Applicant(s)
Notice of Allowability	10/751,529	ISHIKAWA ET AL.
	Examiner	Art Unit
	Nitin Patel	2629
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS (herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	olication. If not included will be mailed in due course. THIS
1. This communication is responsive to <u>12/21/2006</u> .		
2. The allowed claim(s) is/are <u>1-4,6-13 Now renumbered 1-12</u>	? respectively.	
 3.	been received. been received in Application No cuments have been received in this is of this communication to file a reply of this application. Itted. Note the attached EXAMINER' as reason(s) why the oath or declarate to be submitted. on's Patent Drawing Review (PTO-1) as Amendment / Comment or in the Office of BIOLOGICAL MATERIAL in the BIOLOGICAL MATERIAL in	national stage application from the complying with the requirements S AMENDMENT or NOTICE OF tion is deficient. 948) attached office action of the back) of the complying with the front (not the back) of the complying in the submitted. Note the
Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 3. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	5. ☐ Notice of Informal P 6. ☐ Interview Summary Paper No./Mail Dat 7. ☐ Examiner's Amendn . 8. ☑ Examiner's Stateme 9. ☐ Other	(PTO-413), e

Application/Control Number: 10/751,529

Art Unit: 2629

REASON FOR ALLOWANCE

1. Claims 1-4,6-13 are allowed. Claim 5 has been cancelled.

2. The following is an examiner's statement of reason for allowance:

The prior art fails to teach or suggest A liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being connected to the respective capacitors, the liquid crystal display device comprising: comparing means for comparing voltages of output signals from at least two data signals line.

The prior art fails to teach or suggest a liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being

Application/Control Number: 10/751,529

Art Unit: 2629

connected to the respective capacitors, the liquid crystal display device comprising:
means disposed at intervals of two of the data signal lines for comparing
voltages of the two data signal lines as claimed in claim 6.

The prior art fails to teach or suggest a liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being connected to the respective capacitors, the liquid crystal display device comprising: a plurality of auxiliary data signal lines disposed corresponding to the data signal lines and connected to the output electrodes of the respective pixel transistors; and calculating means connected to one of the auxiliary data signal lines and one of the gate signal lines as claimed in claim 9.

The prior art fails to teach or suggest a method for inspecting a liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel

Application/Control Number: 10/751,529

Art Unit: 2629

transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being connected to the respective capacitors, the method comprising the steps of: supplying two predetermined different voltages to two adjacent data signal lines and storing the two predetermined different voltages to capacitors connected to the two signal lines through the respective pixel transistors; and comparing voltages that are read from the capacitors to the two data signal lines as claimed in claim 10.

The prior art fails to teach or suggest a method for inspecting a liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being connected to the respective capacitors, the method comprising the steps of: supplying different voltages to two data signal lines and storing the two different voltages to the capacitors through the respective pixel transistors connected to the two data signal lines; pre-charging a reference potential to all the data signal lines and reading voltages stored in the

Art Unit: 2629

capacitors to the two data signal lines; and comparing the voltages of the two data signal lines as claimed in claim 11.

The prior art fails to teach or suggest a method for inspecting a liquid crystal display device having a plurality of data signal lines, a plurality of gate signal lines disposed intersection to the data signal lines, pixel transistors disposed at intersections of the data signal lines and the gate signal lines, and capacitors disposed at the intersections, the pixel transistors each having a control electrode, an input electrode, and an output electrode, at the intersections, the control electrodes of the pixel transistors being connected to the respective gate signal lines, the input electrodes of the pixel transistors being connected to the respective data signal lines, the output electrodes of the pixel transistors being connected to the respective capacitors, the method comprising the steps of: supplying different voltages to two data signal lines and storing the two different voltages to the capacitor through the respective pixel transistors connected to the two data signal lines; for each gate signal line reading the voltages stored in the capacitors at the intersections of the gate signal line and the two data signal lines; comparing the voltages that are read with a comparing means and detecting defective pixels based upon the result of the comparison as claimed in claim 13.

3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Application/Control Number: 10/751,529 Page 6

Art Unit: 2629

Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Patel whose telephone number is 571-272-7677. The examiner can normally be reached on 8:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin H. Shalwala can be reached on 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Nitin Patel Primary Examiner Art Unit 2629

PRIMARY EXAMINER